Notice of References Cited

Application/Control 09/819,351	Applicant(s)/Patent Under Reexamination WATANABE, KATSUMI	
Examiner	Art Unit	
Mary J. Steelman	2122	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-4,641,348	02-1987	Neuder et al.	382/100
	В	US-5,535,331	07-1996	Swoboda et al.	714/45
	ပ	US-5,632,024	05-1997	Yajima et al.	712/205
	D	US-5,764,885	06-1998	Sites et al.	714/45
	Е	US-5,764,994	06-1998	Craft, David John	717/159
	F	US-5,784,585	07-1998	Denman, Paul W.	712/209
	G	US-6,216,213 B1	04-2001	Breternitz et al.	711/170
	н	US-			
-	ı	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Ö					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Moudgill, Mayan, "Techniques for Implementing Fast Processor Simulators", IBM Research Report, April 1998, retrieved from google.com search 04/08/2004.
	V	Samples, A. Dain, "Mache: No-Loss Trace Compaction", October 1995, retrieved from a google.com search 04/08/204
	w	Wu, Le-Chun, Mirani, Rajiv, Patil, Harish, Olsen, Bruce, Hwu, Wne-mei W. "A New Framework for Debugging Globally Optimized Code", P. 181191, May 1999, retrieved from ACM Portal database, 04/08/2004.
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.